Communicating Process Architecture for Multicores
Add to your list(s)
Download to your calendar using vCal
If you have a question about this talk, please contact Prof Simon Moore.
Communicating process architecture can be used to build efficient multicore chips scaling to hundreds of processors. Concurrent processing, communications and input-output are supported directly by the instruction set of the cores and by the protocol used in the on chip interconnect. Concurrent programs are compiled directly to the chip exploiting novel compiler optimisations. The architecture supports a variety of programming techniques, ranging from statically configured process networks to dynamic reconfiguration and mobile processes.
Open to all
This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.
This talk is included in these lists:
Note that ex-directory lists are not shown.
|