University of Cambridge > > Computer Laboratory Computer Architecture Group Meeting > Synopsys Processor Designer - Introduction and demonstration

Synopsys Processor Designer - Introduction and demonstration

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact David Chisnall.

Note unusual time and venue

Processor Designer is a tool for designing processors. Based on a description of the processor architecture in the LISA language, the tool is able to generate an instruction set simulator, software tools such as linker and assembler, as well as a LLVM based compiler, RTL (vhdl and verilog) and instruction set documentation.

It also comes with a debugger providing insight in the processor internals, as well as in the software running on the processor. This talk will first give a generic introduction to the tool and the LISA language. The second part (starting at around 14:15 to 14:30) consists of a demonstration of the tool.

This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.

Tell a friend about this talk:

This talk is included in these lists:

Note that ex-directory lists are not shown.


© 2006-2021, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity