University of Cambridge > > Computer Laboratory Computer Architecture Group Meeting > Flow-Aware Allocation for On-Chip Networks

Flow-Aware Allocation for On-Chip Networks

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact Prof Simon Moore.

Note unusual time and venue

Current Virtual-Channel routers disregard potentially useful information about on-chip communication flows. This often leads to inefficient resource utilisation in existing Networks-on-Chips for flow-based communication patterns. The flow-based traffic exhibited by forthcoming applications requiring large streaming datasets (sophisticated graphical interfaces, mobile connectivity, scientific applications, etc.) lead us to propose flow additions to a Virtual-Channel network. Our flow-based refinements infer the presence of, and allocate resources to flows rather than individual packets. As a consequence, we are able to demonstrate speedups of close to 40% for synthetic flow-based traffic patterns.

This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.

Tell a friend about this talk:

This talk is included in these lists:

Note that ex-directory lists are not shown.


© 2006-2024, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity