University of Cambridge > > Computer Laboratory Computer Architecture Group Meeting > Programmable Logic Core Based Post-Silicon Debug For SoCs

Programmable Logic Core Based Post-Silicon Debug For SoCs

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact Prof Simon Moore.

Note unusual time

Producing a functionally correct integrated circuit is becoming increasingly difficult. No matter how careful a designer is, there will always be integrated circuits that are fabricated, but do not operate as expected. Providing a means to effectively debug these integrated circuits is vital to help pin-point problems and reduce the number of re-spins required to create a correctly-functioning chip. In this talk, I will show that programmable logic cores (PLCs) and flexible networks can provide this debugging capability. I will elaborate on our PLC based debug infrastructure and summarize our current research. I will address issues such as defining the debug architecture and debug methodology, determining the expected area overhead, optimizing the interconnect topology, creating a high throughput multi-frequency on-chip network and building efficient interfaces between the PLC and fixed-function logic. Finally, I will give some insight into our latest work that combines our debug architecture with formal verification techniques.

This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.

Tell a friend about this talk:

This talk is included in these lists:

Note that ex-directory lists are not shown.


© 2006-2023, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity