|COOKIES: By using this website you agree that we can place Google Analytics Cookies on your device for performance monitoring.|
Motivating Future Interconnects: A Differential Measurement Analysis of PCI Latency
If you have a question about this talk, please contact Eiko Yoneki.
Local interconnect architectures are at a cusp in which advances in throughput have come at the expense of power and latency. Moreover, physical limits imposed on dissipation and packaging mean that further advances will require a new approach to interconnect design. Although latency in networks has been the focus of the High-Performance Computing architect and of concern across the computer community, we illustrate how an evolution in the common PCI interconnect architecture has worsened latency by a factor of between 3 and 25 over earlier incarnations.
This talk is part of the Computer Laboratory Systems Research Group Seminar series.
This talk is included in these lists:
Note that ex-directory lists are not shown.
Other listsCambridge Experimental and Behavioural Research Group (CEBEG) Centenary Year of the Medical Research Council and International Year of Statistics Centre for European Legal Studies (CELS)
Other talksGlobal Burden of Disease: from Global to Local Mixing-time and cut-off window for the exclusion process on 1-dimensional graphs PISA Tests: How useful are they for comparative work? Earthquakes and civil strife: the ideology of unjust rule and ruptures in the natural order in twelfth-century Irish and English historical sources The 2014 Alzheimer's Disease Congress CGHR Research Group: Human rights education and training programmes in Mexico: A cross-case analysis of practitioners’ professional knowledge and practice