Towards architectural emulators for multiprocessors: PPCMEM2 status

Add to your list(s) Download to your calendar using vCal

• Peter Sewell
• Wednesday 22 October 2014, 13:00-14:00
• FW11.

If you have a question about this talk, please contact Peter Sewell.

I’ll briefly summarise the status of our work towards an architectural emulator for multiprocessors with relaxed memory models, integrating an instruction semantics derived from the IBM Power vendor specification with an extension of our previous operational concurrency model.

In this talk I’ll focus mostly on some interesting questions about the interface between the instruction semantics and the concurrency model; some of these raise new questions about what the architectural specification should be.

This is work by Kathryn Gray, Stephen Kell, Gabriel Kerneis, Dominic Mulligan, Christopher Pulte, Susmit Sarkar, and Peter Sewell.

This talk is part of the REMS lunch series.

This talk is included in these lists:

• All Talks (aka the CURE list)
• Cambridge talks
• Department of Computer Science and Technology talks and seminars
• FW11
• Interested Talks
• School of Technology
• Trust & Technology Initiative - interesting events
• bld31

Note that ex-directory lists are not shown.