University of Cambridge > Talks.cam > Computer Laboratory Computer Architecture Group Meeting > HDL Code Generation from MATLAB and Simulink

HDL Code Generation from MATLAB and Simulink

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact Prof Simon Moore.

Note unusual location

An introduction to Model-Based Design with MATLAB and Simulink focusing on HDL code generation with examples showing:
  • Algorithm design in MATLAB , Simulink and Stateflow
  • Generation of bit-true and cycle-accurate synthesiable Verilog and VHDL
  • Control of the HDL architecture and implementation, including sharing and pipelining for trading off speed and area.
  • Highlighting of critical paths in the model
  • Generation of hardware resource utilization estimates
  • Test bench and cosimulation approaches for rapid verification

This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.

Tell a friend about this talk:

This talk is included in these lists:

Note that ex-directory lists are not shown.

 

© 2006-2022 Talks.cam, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity