Wirelength Modeling for Homogeneous and Heterogeneous FPGA Architectural Development

Add to your list(s) Download to your calendar using vCal

• Alastair Smith (Imperial College London)
• Monday 20 October 2008, 12:00-13:00
• Mahanakorn Laboratory, EEE.

If you have a question about this talk, please contact Dr George A Constantinides.

This talk will detail the work that I undertook during my post-doctoral fellowship at The University of British Columbia. During my time there I was involved in developing models that describe FPGA architectures. This talk will detail these models and how they can be used to predict wirelength requirements, both in terms of the circuits mapped to FPG As and how this in turn affects the requirements of the FPGA architecture.

This talk is part of the CAS FPGA Talks series.

This talk is included in these lists:

• CAS FPGA Talks
• Mahanakorn Laboratory, EEE

Note that ex-directory lists are not shown.