University of Cambridge > > CAS FPGA Talks > Low-Power Design for Reconfigurable Computing

Low-Power Design for Reconfigurable Computing

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact Dr George A Constantinides.

In this talk, we will focus on the sources of power consumption in modern reconfigurable logic devices (FPGAs) implementing numerical algorithms. The requirement for early-stage power estimation models for arithmetic circuits will be developed, and the challenges involved will be discussed. Some results from our research indicating the accuracy achievable at various levels of abstraction will be presented. We will close with one suggested use for high-level power models: allowing the automatic optimal tradeoff of power consumption for arithmetic roundoff error.

This talk is part of the CAS FPGA Talks series.

Tell a friend about this talk:

This talk is included in these lists:

Note that ex-directory lists are not shown.


© 2006-2024, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity