![]() |
COOKIES: By using this website you agree that we can place Google Analytics Cookies on your device for performance monitoring. | ![]() |
University of Cambridge > Talks.cam > Computer Laboratory Security Group meeting presentations > Authenticated Encryption, The CAESAR Project, and a SoC Crypto Peripheral
Authenticated Encryption, The CAESAR Project, and a SoC Crypto PeripheralAdd to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact Robert Watson. This talk has been canceled/deleted During 2014 I’ve been involved with the U.S. NIST -funded CAESAR project (Competition for Authenticated Encryption: Security, Applicability, and Robustness). This project seeks to find secure alternatives to the Advanced Encryption Standard (AES) and more specifically its GCM Authenticated Encryption mode, which is currently the only option in NSA ’s unclassified COTS “Suite B”, certified up to Top Secret. I’ve broken a couple of CAESAR proposals and B. Minaud of French ANSSI broke my other, lightweight proposal; I will give an overview of current status of this project. My remaining CAESAR first round candidate STRIBOB / WHIRLBOB is based on the Russian 2012 GOST hash standard “Streebog” and the ISO hash standard Whirlpool. I show how to modify the fundamental cryptographic transformation of these hashes into a Sponge-based Authenticated Encryption algorithm while maintaining a provable security link to the original well-studied algorithms. I’ll describe how a Whirlpool / AES - like MDS structure was uncovered from the GOST standard specification. I’ve met with the Russian designers of Streebog and the upcoming Russian Encryption Standard “Kuznyechik” in Moscow in June 2014. I will present some general observations on their cryptographic design strategies and recent Russian crypto policies in general. I’ve also been building a WHIRLBOB implementation as an on-chip peripheral that sits on the AXI bus of ARM based SoCs. Such a target makes sense as it is absolutely dominant in mobile phones, tablets, and IoT devices. These are not only the most common computing and communication devices in 2014, but also most in need of power and performance optimization. I will demonstrate an implementation based on Xilinx Zynq platform, which is dual-core Cortex A9 SoC with Artix 7 FPGA Logic Fabric for peripherals (on the same chip). This talk is part of the Computer Laboratory Security Group meeting presentations series. This talk is included in these lists:This talk is not included in any other list Note that ex-directory lists are not shown. |
Other listsCambridge Networks and Communications meeting Cambridge University Raja Yoga Meditation Society Synthetic Differential Geometry Seminar Fen Edge Archaeology Group Cambridge Judge Business School talksOther talksThe Ethical and Legal Elements of Capacity and Consent Mechanistic model development to characterise drug effects on platelets over time in pharmaceutical research. The Particulars of Particulates: Granular Research on Dunes and Avalanches Religion, revelry and resistance in Jacobean Lancashire Breckland, birds and conservation On being a "barang": Experiences of interviewing fishermen in Cambodia and Indonesia |