COOKIES: By using this website you agree that we can place Google Analytics Cookies on your device for performance monitoring. |
University of Cambridge > Talks.cam > Computer Laboratory Security Group meeting presentations > Power and Fault Analysis Resistance in Hardware through Dynamic Reconfiguration
Power and Fault Analysis Resistance in Hardware through Dynamic ReconfigurationAdd to your list(s) Download to your calendar using vCal
If you have a question about this talk, please contact Saar Drimer. This talk has been canceled/deleted The purpose of my visit at the Computer Security Lab is to kick off joint work with Saar Drimer. In this talk (~20 minutes) I will introduce the topic that we plan to work on. The talk is based on this paper: Dynamically reconfigurable systems are known to have many advantages such as area and power reduction. The drawbacks of these systems are the reconfiguration delay and the overhead needed to provide reconfigurability. We show that dynamic reconfiguration can also improve the resistance of cryptographic systems against physical attacks. First, we demonstrate how dynamic reconfiguration can realize a range of countermeasures which are standard for software implementations and that were practically not portable to hardware so far. Second, we introduce a new class of countermeasure that, to the best of our knowledge, has not been considered so far. This type of countermeasure provides increased resistance, in particular against fault attacks, by randomly changing the physical location of functional blocks on the chip area at run-time. Third, we show how fault detection can be provided on certain devices with negligible area-overhead. The partial bitstreams can be read back from the reconfigurable areas and compared to a reference version at run-time and inside the device. For each countermeasure, we propose a prototype architecture and evaluate the cost and security level it provides. All proposed countermeasures do not change the device’s input-output behavior, thus they are transparent to upper-level protocols. Moreover, they can be implemented jointly and complemented by other countermeasures on algorithm-, circuit-, and gate-level. http://www.cosic.esat.kuleuven.be/publications/article-1128.pdf This talk is part of the Computer Laboratory Security Group meeting presentations series. This talk is included in these lists:This talk is not included in any other list Note that ex-directory lists are not shown. |
Other listsElectronic Structure Discussion Group Cambridge University Mycological Society Trinity Mathematical SocietyOther talks100 Problems around Scalar Curvature Mysteries of the solar chromosphere explored using the high-resolution observations Attentional episodes and cognitive control Uncertainty Quantification with Multi-Level and Multi-Index methods Small Opuntioideae Childhood adversity and chronic disease: risks, mechanisms and resilience. 'Cryptocurrency and BLOCKCHAIN – PAST, PRESENT AND FUTURE' Horizontal transfer of antimicrobial resistance drives multi-species population level epidemics Single Cell Seminars (August) PTPmesh: Data Center Network Latency Measurements Using PTP Alzheimer's talks Art speak |