2D device engineering of van der Waals heterostructures using dry transfer techniques

Add to your list(s) Download to your calendar using vCal

• Dr. Luke W. Smith, Cavendish Laboratory, University of Cambridge
• Wednesday 09 May 2018, 14:00-15:00
• Mott Seminar Room (Mott Building Room 531), Cavendish Laboratory.

If you have a question about this talk, please contact Dr Kaveh Delfanazari.

This talk has been canceled/deleted

Next generation electronic devices are likely to rely on quantum technologies. Spintronics is one such emergent technology, which uses electron spin to store information [1,2]. Spintronics offers faster processing times than conventional alternatives as well as nonvolatile magnetic memory. It is attractive think of using graphene for this application because of the long spin lifetime and spin propagation length at room temperature. However, its spin orbit interaction (SOI) is naturally very low, making it impossible to practically create spintronic devices. 
 The properties of graphene can be artificially engineered by stacking other ultra-thin materials above or below in what are known as van der Waals heterostructures [3]. This method is very useful in effectively creating customized materials. It is theoretically predicted that the SOI in graphene is enhanced by placing in contact with topologically insulating materials such Bi2Se3 [4,5]. We create van der Waals heterostructures of graphene with Bi2Se3 and investigate layer sequences and fabrication process which limit device yield. We use a dry transfer process create devices, a technique that ensures high quality connecting interfaces by avoiding contamination from processing materials. This is paramount to fabricating high quality devices and preserving the transport properties of graphene. 

¹ I. Zutic et al., Rev. Mod. Phys. 76, 323 (2004).
² W. Han et al., Nature Nanotec. 9, 794 (2014). [3] A. K. Geim et al., Nature 499, 419 (2013).
⁴ K.-H. Jin et al., Phys. Rev. B 87 , 075442 (2013).
⁵ L. Kou et al., Nano Lett. 13, 6251 (2013).


This talk is part of the Semiconductor Physics Group Seminars series.

This talk is included in these lists:

This talk is not included in any other list

Note that ex-directory lists are not shown.