University of Cambridge > Talks.cam > Computer Laboratory Computer Architecture Group Meeting > Proximity Coherence for Chip Multiprocessors: A communication-centric cache coherency protocol extension

Proximity Coherence for Chip Multiprocessors: A communication-centric cache coherency protocol extension

Add to your list(s) Download to your calendar using vCal

If you have a question about this talk, please contact Prof Simon Moore.

This talk has been canceled/deleted

We propose Proximity Coherence, a scheme in which L1 load misses are optimistically forwarded to nearby caches via dedicated links rather than always being indirected via a directory structure. Such an optimization is enabled by the comparable cost of local cache accesses with the use of on-chip network resources. Coherency is maintained through the use of lightweight graph structures embedded in the L1 caches.

This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.

Tell a friend about this talk:

This talk is included in these lists:

This talk is not included in any other list

Note that ex-directory lists are not shown.

 

© 2006-2020 Talks.cam, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity