University of Cambridge > Talks.cam > Computer Laboratory Computer Architecture Group Meeting > Randomised testing of a microprocessor model using SMT-solver state generation

  Browse A-Z

Log in

University Account External (via Google)

🔐 Log In

Information on

Subscribing to talksdetails Finding a talkdetails Adding a talkdetails Disseminating talksdetails Help and Documentationdetails

ℹī¸ Information

Randomised testing of a microprocessor model using SMT-solver state generation

Download to your calendar using vCal

If you have a question about this talk, please contact Prof Simon Moore .

Note unusual time

Brian will present details of their test generation techniques before we dive into specifics about how to use their techniques to test our CHERI processor.

This talk is part of the Computer Laboratory Computer Architecture Group Meeting series.

This talk is included in these lists:

Note that ex-directory lists are not shown.

Other lists

Engineering Department - Lecture Room 3A Cambridge Neuroscience Symposium - Ion Channels in Health and Disease 7th Annual Building Bridges in Medical Sciences

Other talks

Machine Politics? Computers and AI in the History of Political Thought Tea and Coffee Break Climate, uncertainty, and the slippery measurement of Antarctic ice Advances in Label-Free High-Resolution Molecular Imaging using J Series III Cluster SIMS Wolfson Tool Factory Title TBC
 

Š 2006-2025 Talks.cam, University of Cambridge. Contact Us | Help and Documentation | Privacy and Publicity