(FPT Preview) A Transition Probability Based Delay Measurement Method for Arbitrary Circuits on FPGAs

Add to your list(s) Download to your calendar using vCal

• Justin Wong (Imperial College London)
• Friday 28 November 2008, 15:00-15:30
• Mahanakorn Laboratory, EEE.

If you have a question about this talk, please contact Dr George A Constantinides.

This paper proposes a novel test method for measuring the worst case path delay of any circuit on an FPGA , combinatorial or sequential, where little prior knowledge of the circuit’s internal structure is required. The method is based on detecting changes in the transition probability profile on the circuit’s output nodes while a range of test clock frequencies is stepped through. The method is applied to three classes of circuits, all implemented on an Altera Cyclone III FPGA : an adder carry chain, an embedded multiplier and a linearfeedback shift-register. The measured delays are compared to that found by a previously published, but much more time consuming, method and their results match to within 12%.

This talk is part of the CAS FPGA Talks series.

This talk is included in these lists:

• CAS FPGA Talks
• Mahanakorn Laboratory, EEE

Note that ex-directory lists are not shown.