Improving Real-time Observability in Embedded Logic Analysis

Add to your list(s) Download to your calendar using vCal

• Nicola Nicolici (McMaster University, Canada)
• Friday 07 November 2008, 16:00-17:00
• Room 611, EEE.

If you have a question about this talk, please contact Dr George A Constantinides.

To identify design errors that escape pre-silicon verification, post-silicon validation is becoming an important step in the implementation flow of digital integrated circuits and systems. Embedded logic analysis has emerged as a complementary technique to scan chains for improving real-time observability during in-system validation. In this talk we discuss some recent research for improving real-time observability in embedded logic analysis.

This talk is part of the CAS FPGA Talks series.

This talk is included in these lists:

• CAS FPGA Talks
• Room 611, EEE

Note that ex-directory lists are not shown.