BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//talks.cam.ac.uk//v3//EN
BEGIN:VTIMEZONE
TZID:Europe/London
BEGIN:DAYLIGHT
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
TZNAME:BST
DTSTART:19700329T010000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=-1SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
TZNAME:GMT
DTSTART:19701025T020000
RRULE:FREQ=YEARLY;BYMONTH=10;BYDAY=-1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
CATEGORIES:Computer Laboratory Systems Research Group Seminar
SUMMARY:High-level development and debugging of FPGA-based
  network programs - Nik Sultana (University of Cam
 bridge)
DTSTART;TZID=Europe/London:20170119T150000
DTEND;TZID=Europe/London:20170119T160000
UID:TALK69277AThttp://talks.cam.ac.uk
URL:http://talks.cam.ac.uk/talk/index/69277
DESCRIPTION:Field-Programmable Gate Arrays (FPGAs) are a form 
 of reconfigurable computing device that continues 
 to gain popularity in various environments\, most 
 recently datacentres. The principal difficulty wit
 h using FPGAs is that they require a radically dif
 ferent mindset and tooling when compared to progra
 mming more mainstream devices such as CPUs and GPU
 s.\n\nIn this talk I'll describe some contribution
 s and ongoing work of the Network-as-a-Service pro
 ject (http://www.naas-project.org/). First I'll de
 scribe the Emu system\, which seeks to harmonise t
 he CPU- and FPGA-programming mindsets by facilitat
 ing the use of C# to write network programs that c
 an run on either device. Emu provides (i) a workfl
 ow and library support for the Kiwi HLS compiler t
 o facilitate the development of network programs t
 o run on FPGAs\, and (ii) the Pax system (https://
 github.com/niksu/pax) using which the same network
  programs can be run on CPUs with minimal changes.
 \n\nSecond I'll describe "Program-hosted Directabi
 lity" (PhD)\, a method to transform programs to im
 prove their debuggability. Programs running on FPG
 As are afforded frugal and ad hoc debugging suppor
 t\, and need to have debugging features compiled-i
 n. PhD uses a minimal controller language to imple
 ment various debugging features\, which enables ru
 n-time reconfigurability of debug features.\n\nThi
 s work builds on the Kiwi HLS compiler (http://www
 .cl.cam.ac.uk/~djg11/kiwi/) and NetFPGA SUME (http
 ://netfpga.org)\, and is the fruit of collaboratio
 n with Pietro Bressana\, Richard Clegg\, Paolo Cos
 ta\, Jon Crowcroft\, Salvator Galea\, David Greave
 s\, Luo Mai\, Andrew W Moore\, Richard Mortier\, P
 eter Pietzuch\, Jonny Shipton\, Robert Soule\, Mar
 cin Wojcik\, and Noa Zilberman.
LOCATION:FW26\, Computer Laboratory\, William Gates Buildin
 g
CONTACT:Liang Wang
END:VEVENT
END:VCALENDAR